



8-Output PCIe Gen 4 Clock Generator for Automotive Applications

Features

- → 1.8V Supply Voltage
- → Crystal/CMOS Input: 25MHz
- → 8 Differential Low-Power HCSL Outputs with On-Chip Termination
- → Individual Output Enable
- → Reference CMOS Output
- → Programmable Slew Rate and Output Amplitude for Each Output
- → Differential Outputs Blocked until PLL is Locked
- → Selectable 0%, -0.25%, or -0.5% Spread on Differential Outputs
- → Strapping pins or SMBus for Configuration
- → 3.3V Tolerant SMBus Interface Support
- → Very-Low-Jitter Outputs
 - Differential Cycle-to-Cycle Jitter <50ps
 - Differential Output-to-Output Skew <60ps
 - PCIe Gen1/Gen2/Gen3/ Gen4 Compliant
 - CMOS REFOUT Phase Jitter is < 1.5ps RMS
- → AEC-Q 100 Qualified, Automotive Grade 2 Support
- → Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- → Halogen and Antimony Free. "Green" Device (Note 3)
- → For automotive applications requiring specific change control (i.e. parts qualified to AEC-Q100/101/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please contact us or your local Diodes representative.

https://www.diodes.com/quality/product-definitions/


→ Packaging (Pb-free & Green): 48-lead 6mm × 6mm TQFN

Description

The PI6CG188Q is an 8-output very-low-power PCIe Gen1/Gen2/Gen3/Gen4 clock generator. It uses 25MHz crystal or CMOS reference as an input to generate the 100MHz low-power differential HCSL outputs with on-chip terminations. The on-chip termination can save 32 external resistors and make layout easier. An additional buffered reference output is provided to serve as a low-noise reference for other circuitry.

The device uses Diodes' proprietary PLL design to achieve very-low jitter that meets PCIe Gen1/Gen2/Gen3/Gen4 requirements. It also provides various options, such as different slew rate and amplitude, through strapping pins or SMBUS, so users can configure the device easily for optimized performance for their individual boards. The device also supports selectable spread-spectrum options to reduce EMI for Automotive applications.

Block Diagram




Notes:

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.





Pin Configuration



Pin Description

Pin #	Pin Name	Ту	pe	Description
1	SS_SEL_TRI	Input	Tri-level	Latched select input to select spread spectrum amount at initial power up $1 = -0.5\%$ spread $M = -0.25\%$ $0 = Spread Off$
2	GND_XTAL	Power	_	Ground for Oscillator Circuit
3	XTAL_IN/CLK	Input	_	Crystal Input or CMOS Reference Input
4	XTAL_OUT	Output	_	Crystal Output
5	V _{DD} _OSC	Power	_	Power Supply for Oscillator Circuitry, Nominal 1.8V
6	V _{DD} _REFOUT	Power	_	Power Supply for Buffered CMOS Output
7	SADR/REFOUT	Input/ Output	CMOS	Latch to select SMBus Address or 1.8V LVCMOS REFOUT. This pin has an internal pulldown.
8	GND_REFOUT	Power	_	Ground for REFOUT
9	GND_DIG	Power	_	Ground for Digital Circuitry
10	SCLK	Input	CMOS	SMBUS Clock Input, 3.3V Tolerant
11	SDATA	Input/ Output	CMOS	SMBUS Data Line, 3.3V Tolerant
12	V _{DD} _DIG	Power	_	Power Supply for Digital Circuitry, Nominal 1.8V





Pin Description Cont.

Pin#	Pin Name	Ту	pe	Description
13, 21, 31, 39, 47	V_{DDO}	Power	_	Power Supply for Differential Outputs
14	OE0#	Input	CMOS	Active-low input for enabling Q0 pair. This pin has an internal pulldown. 1 =disable outputs 0 = enable outputs
15	Q0+	Output	HCSL	Differential True Clock Output
16	Q0-	Output	HCSL	Differential Complementary Clock Output
17	OE1#	Input	CMOS	Active-low input for enabling Q1 pair. This pin has an internal pulldown. 1 = disable outputs 0 = enable outputs
18	Q1+	Output	HCSL	Differential True Clock Output
19	Q1-	Output	HCSL	Differential Complementary Clock Output
20, 38	V_{DD}	Power	_	Power Supply, Nominal 1.8V
22, 40	GND	Power	_	Ground
23	Q2+	Output	HCSL	Differential True Clock Output
24	Q2-	Output	HCSL	Differential Complementary Clock Output
25	OE2#	Input	CMOS	Active-low input for enabling Q2 pair. This pin has an internal pulldown. 1 =disable outputs 0 = enable outputs
26	Q3+	Output	HCSL	Differential True Clock Output
27	Q3-	Output	HCSL	Differential Complementary Clock Output
28	OE3#	Input	CMOS	Active-low input for enabling Q3 pair. This pin has an internal pulldown. 1 = disable outputs 0 = enable outputs
29	GNDA	Power	_	Ground for Analog Circuitry
30	V_{DDA}	Power	_	Power Supply for Analog Circuitry
32	Q4+	Output	HCSL	Differential True Clock Output
33	Q4-	Output	HCSL	Differential Complementary Clock Output
34	OE4#	Input	CMOS	Active-low input for enabling Q4 pair. This pin has an internal pulldown. 1 = disable outputs 0 = enable outputs
35	Q5+	Output	HCSL	Differential True Clock Output
36	Q5-	Output	HCSL	Differential Complementary Clock Output
37	OE5#	Input	CMOS	Active-low input for enabling Q5 pair. This pin has an internal pulldown. 1 = disable outputs 0 = enable outputs
41	Q6+	Output	HCSL	Differential True Clock Output
42	Q6-	Output	HCSL	Differential Complementary Clock Output





Pin Description Cont.

	z compinent com								
Pin #	Pin Name	Туре		Description					
43	OE6#	Input	CMOS	Active-low input for enabling Q6 pair. This pin has an internal pulldown. 1 = disable outputs 0 = enable outputs					
44	Q7+	Output	HCSL	Differential True Clock Output					
45	Q7-	Output	HCSL	Differential Complementary Clock Output					
46	OE7#	Input	CMOS	Active-low input for enabling Q7 pair. This pin has an internal pulldown. 1 = disable outputs 0 = enable outputs					
48	PD#	Input	CMOS	Input notifies device to sample latched inputs and startup on first high assertion. Low enters Power Down Mode; subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor.					

4





SMBus Address Selection Table

	SADR	Address	+Read/Write Bit
Change of CADD on Final Annalisation of DD#	0	1101000	X
State of SADR on First Application of PD#	1	1101010	X

Power Management Table

PD#	SMBus OE bit	OEn#	Qn+	Qn-	REFOUT
0	X	X	Low	Low	HiZ
1	1	0	Running	Running	Running
1	1	1	Low	Low	Low
1	0	X	Low	Low	Low





Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

Storage Temperature65°C to +150°C
Supply Voltage to Ground Potential, V_{DDxx} 0.5V to +2.5V
Input Voltage0.5V to V _{DD} +0.5V, not exceed 2.5V
SMBus, Input High Voltage
ESD Protection (HBM)
ESD Protection (CDM) PD# pin #48 only250 V
ESD Protection (CDM) all other pins500 V
Max Junction Temperature+125°C

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Operating Conditions

Temperature = T_A; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
V _{DD} , V _{DDA} , V _{DD} OSC, V _{DD} REFOUT, V _{DD} DIG	Power Supply Voltage	_	1.7	1.8	1.9	V
V_{DDO}	Output Power Supply Voltage	_	0.9975	1.05-1.8	1.9	V
I_{DDA}	Analog Power Supply Current	All Outputs Active @ 100MHz	_	6	9	mA
I_{DD}	Power Supply Current	All V_{DD} , Except V_{DDA} and V_{DDO} , All Outputs Active @ 100MHz	_	5	7.5	mA
I_{DDO}	Power Supply Current for Outputs	All Outputs Active @ 100MHz	_	32	40	mA
$I_{\mathrm{DDA_WL}}$	Analog Power Supply Wake-on-LAN ⁽¹⁾ Current	Q Outputs Off, REF Output Running	_	0.4	1	mA
I _{DD_WL}	Power Supply Wake-on-LAN ⁽¹⁾ Current	All V_{DD} , except V_{DDA} and V_{DDO} , Q Outputs Off, REF Output Running	_	0.5	1.2	mA
I _{DDO_WL}	Power Supply Wake-on-LAN ⁽¹⁾ Current for Outputs	Q Outputs Off, REF Output Running	_	0.04	0.1	mA
I _{DDA_PD}	Analog Power Supply Power Down ⁽²⁾ Current	All Outputs Off	_	0.4	1	mA
I _{DD_PD}	Power Supply Power Down ⁽²⁾ Current	All Outputs Off	_	0.6	1	mA
I _{DDO_PD}	Power Supply Current Power Down ⁽²⁾ for Outputs	All Outputs Off	_	0.0005	0.1	mA
T_A	Ambient Temperature	Industrial Grade	-40	_	105	°C

Note:

- 1. Wake-on-LAN mode: PD# = '0' Byte 3, bit 5 = '1'
- 2. Power down mode: PD# = '0' Byte 3, bit 5 = '0'





Input Electrical Characteristics

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
R _{pu}	Internal Pullup Resistance	_	_	120	_	ΚΩ
R _{dn}	Internal Pulldown Resistance	_	_	120	_	ΚΩ
C_{XTAL}	Internal Capacitance on X_IN and X_OUT pins	_	_	5	_	pF
L _{PIN}	Pin Inductance	_	_	_	7	nН

Crystal Characteristic

Parameters	Description	Min.	Тур	Max.	Units
OSCmode	Mode of Oscillation	Fundamental			
FREQ	Frequency	_	25	_	MHz
ESR ⁽¹⁾	Equivalent Series Resistance	_	_	50	Ω
Cload	Load Capacitance	_	8	_	pF
Cshunt	Shunt Capacitance	_	_	7	pF
_	Drive Level	_	_	300	uW

Note: 1. ESR value is dependent upon frequency of oscillation

SMBus Electrical Characteristics

Temperature = T_A; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
V _{DDSMB}	Nominal Bus Voltage	_	1.7	_	3.6	V
		SMBus, $V_{DDSMB} = 3.3V$	2.1	_	3.6	
V _{IHSMB}	SMBus Input High Voltage	SMBus, V _{DDSMB} < 3.3V	0.65 V _{DDSMB}	_	_	V
3.7	SMBus Input Low Voltage	SMBus, $V_{DDSMB} = 3.3V$	_	_	0.6	V
V _{ILSMB}		SMBus, $V_{DDSMB} < 3.3V$	_	_	0.6	V
I _{SMBSINK}	SMBus Sink Current	SMBus, at V _{OLSMB}	4	_	_	mA
V _{OLSMB}	SMBus Output Low Voltage	SMBus, at I _{SMBSINK}	_	_	0.4	V
f_{MAXSMB}	SMBus Operating Frequency	Maximum Frequency	_	_	400	kHz
t _{RMSB}	SMBus Rise Time	(Max V _{IL} - 0.15) to (Min V _{IH} + 0.15)		_	1000	ns
t_{FMSB}	SMBus Fall Time	(Min V_{IH} + 0.15) to (Max V_{IL} - 0.15)	_	_	300	ns

Spread Spectrum Characteristic

Temperature = T_A; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
f_{MOD}	SS Modulation Frequency	Triangular Modulation	30	31.6	33	kHz





LVCMOS DC Electrical Characteristics

Temperature = T_A; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
V _{IH}	Input High Voltage	Single-Ended Inputs, Except SMBus	0.75 V _{DD}	_	V _{DD} +0.3	V
V_{IM}	Input Mid Voltage	SS_SEL_TRI	$0.4 { m V}_{ m DD}$	$0.5 V_{ m DD}$	$0.6V_{ m DD}$	V
$V_{\rm IL}$	Input Low Voltage	Single-Ended Inputs, Except SMBus	-0.3	_	0.25 V _{DD}	V
I_{IH}	Input High Current	Single-Ended Inputs, $V_{IN} = V_{DD}$	_	_	20	mA
I_{IL}	Input Low Current	Single-Ended Inputs, $V_{IN} = 0V$	-20	_	_	μΑ
I_{IH}	Input High Current		_	_	220	mA
I _{IL}	Input Low Current	Single-Ended Inputs with Pullup/Pulldown Resistor, $V_{\rm IN} = 0V$	-220	_	_	μА
V _{OH}	Output High Voltage	REFOUT, except SMBus; I _{OH} = -2mA	V _{DD} -0.45	_	_	V
V _{OL}	Output Low Voltage	REFOUT, except SMBus; I _{OH} = 2mA	_	_	0.45	V
R _{OUT}	CMOS Output impedance	_	_	20	_	Ω
C _{IN}	Input Capacitance	_	1.5	_	5	pF

LVCMOS AC Characteristics

Temperature = T_A; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
f _{INPUT}	Input Frequency	XTAL_IN/CLK	23	25	27	MHz
t _{RIN}	Input Rise Time	Single-Ended Inputs	_	_	5	ns
t _{FIN}	Input Fall Time	Single-Ended Inputs	_	_	5	ns
t _{STAB}	Clock Stabilization	From Powerup and After Input Clock Stabilization or Deassertion of PD# to 1st Clock	_	0.6	1.8	ms
t _{OELAT}	Output Enable Latency	Q Start After OE# Assertion Q Stop After OE# Deassertion	1	_	3	clocks
$t_{ m PDLAT}$	PD# Deassertion	Differential Outputs Enable after PD# Deassertion	_	20	300	us
t _{PERIOD}	REFOUT Clock Period	REFOUT, Assume Input is at 25MHz	_	40	_	ns
f_{ACC}	REFOUT Frequency Accuracy ⁽¹⁾	REFOUT, Long Term Accuracy to Input	_	0	_	ppm
		Byte 3 = 1F, 20% to 80% of V _{DDREF}	0.6	1	1.6	V/ns
	DEPOLIT (I D ((I)	Byte 3 = 5F, 20% to 80% of V _{DDREF}	0.75	1.4	2.2	V/ns
t _{SLEW}	REFOUT Slew Rate ⁽¹⁾	Byte 3 = 9F, 20% to 80% of V_{DDREF}	0.85	1.7	2.7	V/ns
		Byte 3 = DF, 20% to 80% of V _{DDREF}	1.0	1.8	2.9	V/ns





LVCMOS AC Characteristics Cont.

Symbol	Parameters	Condition	Min.	Тур.	Max.	Units
t_{DC}	REFOUT Duty Cycle ⁽¹⁾	$V_T = V_{\rm DD} / 2 \text{ V}$, driven by a Xtal	45	50	55	%
$t_{ m DCDIS}$	REFOUT Duty Cycle Distortion	$V_T = V_{DD} / 2$ V, Driven by an External Source	0	2	4	%
t _{JITCC}	REFOUT Cycle-Cycle Jitter	$V_T = V_{\rm DD}/2$ V, Driven by a Xtal	_	19.1	250	ps
t _{JITPH}	REFOUT Phase Jitter	12kHz to 5MHz, RMS, Driven by a Xtal	_	0.63	1.5	ps
_	NI.: El	1kHz Offset, Driven by a Xtal	_	-129.8	-105	dBc
t _{JITN}	Noise Floor	10kHz Offset to Nyquist, Driven by a Xtal	_	-143.6	-115	dBc

Note:

HCSL Output Characteristics

Temperature = T_A; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Condition	Min.	Тур.	Max.	Units
V _{OH}	Output Voltage High ⁽¹⁾	Statistical Measurement on Single-Ended	660	784	900	mV
V _{OL}	Output Voltage Low(1)	Signal Using Oscilloscope Math Function	-150	_	150	mV
V _{OMAX}	Output Voltage Maximum ⁽¹⁾	Measurement on Single-Ended Signal	_	816	1150	mV
V _{OMIN}	Output Voltage Minimum ⁽¹⁾	Using Absolute Value	-300	-42	_	mV
Voswing	Output Swing Voltage ^(1,2,3)	Scope Averaging Off	300	1634	_	mV
V _{OC}	Output Cross Voltage ^(1,2,4)	_	250	430	550	mV
DV _{OC}	V _{OC} Magnitude Change ^(1,2,5)	_	_	12	140	mV

Note:

- 1. At default SMBUS amplitude settings.
- 2. Guaranteed by design and characterization—not 100% tested in production.
- 3. Measured from differential waveform.
- 4. This one is defined as voltage where Q+ = Q- measured on a component test board and only applied to the differential rising edge.
- 5. The total variation of all Vcross measurements in any particular system. This is a subset of Vcross_min/max allowed.

HCSL Output AC Characteristics

Temperature = T_A; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Condition	Min.	Typ.	Max.	Units
f_{OUT}	Output Frequency	_	_	100	_	MHz
	Slew Rate ^(1,2,3)	Scope Averaging on Fast Setting	1.9	2.3	4	V/ns
t_{RF}	Siew Rate	Scope Averaging on Slow Setting	1.1	1.9	2.9	V/ns
Dt _{RF}	Slew Rate Matching ^(1,2,4)	Scope Averaging on	_	3	_	%
t_{DC}	Duty Cycle ^(1,2)	Measured Differentially, PLL Mode	45	50	55	%
t _{SKEW}	Output Skew ^(1,2)	Averaging on, $V_T = 50\%$	_	43	60	ps
tj _{c-c}	Cycle-to-Cycle Jitter ^(1,2)	_	_	42	50	ps
t _{STARTUP}	Startup Time	_	_	_	10	ms
t _{LOCK}	PLL Lock Time	_	_	_	20	ms

^{1.} Guaranteed by design and characterization—not 100% tested in production.





HCSL Output AC Characteristics Cont.

Symbol	Parameters	Condition	Min.	Тур.	Max.	Units
		PCIe Gen 1	25	35	86	ps
		PCIe Gen 2 Low Band, 10kHz < f < 1.5MHz	0.9	1.2	3.0	ps
		PCIe Gen 2 High Band, 1.5MHz < f < Nyquist (50MHz)	1.6	2.1	3.1	ps
tj _{PHASE}	Integrated Phase Jitter (RMS) (1,5,6)	PCIe Gen 3 Common Clock Architecture (PLL BW of 2-4 or 2-5MHz, CDR =10MHz)	0.4	0.5	1.0	ps
		PCIe Gen 3 Separate Reference No Spread (PLL BW of 2-4 or 2-5MHz, CDR =10MHz)	0.4	0.5	0.7	ps
		PCIe Gen 4 (PLL BW of 2-4 or 2-5MHz, CDR =10MHz)	0.3	0.37	0.5	ps

Note:

- 1. Guaranteed by design and characterization—not 100% tested in production.
- 2. Measured from differential waveform.
- $3. \ Slew\ rate\ is\ measured\ through\ the\ Vswing\ voltage\ range\ centered\ around\ differential\ 0V,\ within\ \pm 150mV\ window.$
- 4. It is measured using a $\pm 75 \text{mV}$ window centered on the average cross point.
- 5. See http://www.pcisig.com for complete specifications.
- 6. Sample size of at least 100k cycles. This can be extrapolated to 108ps pk-pk @ 1M cycles for a BER of 10^{-12} .

Differential Output Clock Periods - Spread Spectrum Disabled ^{1, 2}

			Mea	surement Wii	ndow			
Center	1 clock	1 μs	0.1 s	0.1 s	0.1 s	1 μs	1 clock	
Freq. MHz	-c2c jitter AbsPer Min	- SSC Short-Term Avg. Min	-ppm Long-Term Avg. Min	0 ppm Period Nominal	+ppm Long-Term Avg. Max	+ SSC Short-Term Avg. Max	-c2c jitter AbsPer Max	Units
100.00	9.94900		9.99900	10.00000	10.00100		10.05100	ns

Differential Output Clock Periods - Spread Spectrum Enabled ^{1, 2}

			Mea	surement Wii	ndow			
Center	1 clock	1 us	0.1 s	0.1 s	0.1 s	1 us	1 clock	
Freq. MHz	-c2c jitter AbsPer Min	- SSC Short-Term Avg. Min	-ppm Long-Term Avg. Min	0 ppm Period Nominal	+ppm Long-Term Avg. Max	+ SSC Short-Term Avg. Max	-c2c jitter AbsPer Max	Units
99.75	9.94906	9.99906	10.02406	10.02506	10.02607	10.05107	10.10107	ns

Note: 1. Guaranteed by design and characterization—not 100% tested in production.

 $2. \ All \ long \ term \ accuracy \ and \ clock \ period \ specifications \ are \ guaranteed \ assuming \ REF \ is \ trimmed \ to \ 25.00 MHz.$





SMBus Serial Data Interface

PI6CG188Q is a slave only device that supports block read and block write protocol using a single 7-bit address and read/write bit as shown below.

Read and write block transfers can be stopped after any complete byte transfer.

Address Assignment

A6	A5	A4	A3	A2	A1	A0	R/W
1	1	0	1	0	SADR	0	1/0

Note: 1. SMBus address is latched on SADR pin.

How to Write

1 bit	7 bits	1 bit	1 bit	8 bits	1 bit	8 bits	1 bit	8 bits	1 bit	8 bits	1 bit	1 bit
Start bit	Add.	W(0)	Ack	Beginning Byte Location = N	Ack	Data Byte Count = X	Ack	Beginning Data Byte (N)	Ack	 Data Byte (N+X-1)	Ack	Stop bit

How to Read

1 bit	7 bits	1 bit	1 bit	8 bits	1 bit	1 bit	7 bits	1 bit	1 bit	8 bits	1 bit	8 bits	1 bit
Start bit	Address	W(0)	Ack	Beginning Byte Location = N	Ack	Repeat Start bit	Address	R(1)	Ack	Data Byte Count = X	Ack	Beginning Data Byte (N)	Ack

	8 bits	1 bit	1 bit
	Data Byte	NAck	Stop bit
******	(N+X-1)	NACK	Stop bit

11





Byte 0: Output Enable Register(1)

Bit	Control Function	Description	Туре	Powerup Condition	0	1
7	Q7_OE	Q7 Output Enable	RW	1	Low/Low	Enabled
6	Q6_OE	Q6 Output Enable	RW	1	Low/Low	Enabled
5	Q5_OE	Q5 Output Enable	RW	1	Low/Low	Enabled
4	Q4_OE	Q4 Output Enable	RW	1	Low/Low	Enabled
3	Q3_OE	Q3 Output Enable	RW	1	Low/Low	Enabled
2	Q2_OE	Q2 Output Enable	RW	1	Low/Low	Enabled
1	Q1_OE	Q1 Output Enable	RW	1	Low/Low	Enabled
0	Q0_OE	Q0 Output Enable	RW	1	Low/Low	Enabled

Note: 1. A low on these bits will override the OE# pins and force the differential outputs to Low/Low states.

Byte 1: SS Readback and Control Register

Bit	Control Function	Description	Туре	Powerup Condition	0	1
7	SSENRB1	SS Enable Readback Bit1	R	Latch	'00' for SS_SEL_	TRI = '0',
6	SSENRB0	SS Enable Readback Bit0	R	Latch	'01' for SS_SEL_' '11' for SS_SEL_'	ŕ
5	SSEN_SWCTR	Enable SW Control of SS	RW		Values in B1[7:6] Control SS Amount	Values in B1[4:3] Control SS Amount
4	SSENSW1	SS Enable SW Control Bit1	RW ⁽¹⁾	0	'00' = SS off, '01'	= -0.25% SS, '10'
3	SSENSW0	SS Enable SW Control Bit0	RW ⁽¹⁾	0	= Reserved, '11' =	= -0.5% SS
2	Reserved	_	_	1	_	_
1	Amplitude1	Control Output Amplitude	RW	1	'00' = 0.6V, '01' = 0.7V, '10' = 0	
0	Amplitude0	Control Output Ampirtude	RW	0	'11' = 0.9V	

Note: 1. B1[5] must be set to a 1 for these bits to have any effect on the part.





Byte 2: Differential Output Slew Rate Control Register

Bit	Control Function	Description	Type	Powerup Condition	0	1
7	SLEWRATECTR_Q7	Control Slew Rate of Q7	RW	1	Slow Setting	Fast Setting
6	SLEWRATECTR_Q6	Control Slew Rate of Q6	RW	1	Slow Setting	Fast Setting
5	SLEWRATECTR_Q5	Control Slew Rate of Q5	RW	1	Slow Setting	Fast Setting
4	SLEWRATECTR_Q4	Control Slew Rate of Q4	RW	1	Slow Setting	Fast Setting
3	SLEWRATECTR_Q3	Control Slew Rate of Q3	RW	1	Slow Setting	Fast Setting
2	SLEWRATECTR_Q2	Control Slew Rate of Q2	RW	1	Slow Setting	Fast Setting
1	SLEWRATECTR_Q1	Control Slew Rate of Q1	RW	1	Slow Setting	Fast Setting
0	SLEWRATECTR_Q0	Control Slew Rate of Q0	RW	1	Slow Setting	Fast Setting

Byte 3: REF Control Register

Bit	Control Function	Description	Туре	Powerup Condition	0	1
7	REFSLEWRATE	Slew Rate Control for REF	RW	0	00' = 0.9V/ns '0	01' = 1.3 V/ns,
6	REFSLEWRATE	Siew Rate Control for REF	RW	1	10' = 1.6V/ns, '1	11' = 1.8V/ns
5	REF_PDSTATE	Wake-on-Lan Enable for REF	RW	0	REF = 'Low'	REF = running
4	REF_OE	Output Enable for REF	RW	1	REF = "Low'	REF = running
3	Reserved	_	_	1	_	_
2	Reserved	_	_	1	_	_
1	Reserved	_	_	1	_	_
0	Reserved	_	_	1	_	_

Byte 4: Reserved

Bit	Control Function	Description	Type	Powerup Condition	0	1
7:0	Reserved	_	_	_	_	_





Byte 5: Revision and Vendor ID Register

Bit	Control Function	Description	Туре	Powerup Condition	0	1
7	RID3		R	0		
6	RID2	Revision ID	R	0	rev = 0000	
5	RID1		R	0		
4	RID0		R	0		
3	PVID3		R	0		
2	PVID3	Vendor ID	R	0	D: 1 0011	
1	PVID3		R	1	Diodes = 0011	
0	PVID3		R	1		

Byte 6: Device Type/Device ID Register

Bit	Control Function	Description	Туре	Powerup Condition	0	1
7	DTYPE1	Descion Tons	R	0	'00' = CG, '01' = 1	ZDB,
6	DTYPE0	Device Type	R	0	'10' = Reserve, '1	1' = ZDB
5	DID5		R	0		
4	DID4]	R	0		
3	DID3	Device ID	R	1	001000 h:	10II
2	DID2	Device ID	R	0	001000 binary, 0	внех
1	DID1		R	0		
0	DID0		R	0		

Byte 7: Byte Count Register


Bit	Control Function	Description	Туре	Powerup Condition	0	1	
7	Reserved	_	_	0	_	_	
6	Reserved	_	_	0	_	_	
5	Reserved	_	_	0	_	_	
4	BC4		RW	0			
3	BC3		RW	1	Writing to this r	egister will	
2	BC2	Byte Count Programming	RW	0	configure how n	ow many bytes will	
1	BC1		RW	0	be read back, default is 8 by		
0	BC0		RW	0			

14






Plots 100MHz HCSL Clock (12k to 20MHz)



25MHz CMOS Clock








Figure 1. Low-Power HCSL Test Circuit




Figure 2. CMOS REF Test Circuit




Figure 3. Differential Output Driving LVDS

Alternate Differential Output Terminations

Component	Receiver with Termination	Receiver without Termination	Unit
R_{1a}, R_{1b}	10,000	140	Ω
R_{2a}, R_{2b}	5600	75	Ω
$\mathbf{C}_{\mathbf{C}}$	0.1	0.1	μF
V_{CM}	1.2	1.2	V




Figure 4. Power Supply Filter







Crystal Circuit Connection

The following diagram shows PI6CG188Q crystal circuit connection with a parallel crystal. For the CL = 8pF crystal, it is suggested to use C1 = 8pF, C2 = 8pF. C1 and C2 can be adjusted to fine tune to the target ppm of crystal oscillator according to different board layouts based on the following formular in the Crystal Capacitor Calculation diagram.

Crystal Oscillator Circuit



Crystal Capacitor Calculation



Recommended Crystal Specification

Diodes Recommends:

- a) FL2500262Q, SMD 3.2x2.5(4P), 25MHz, CL=8pF, ±50ppm, https://www.diodes.com/assets/Datasheets/FL.pdf.
- b) FW2500054Q, SMD 2.0x1.6(4P), 25MHz, CL=8pF, ±50ppm, https://www.diodes.com/assets/Datasheets/FW.pdf.

Part Marking

ZLQ Package




1st Y: Die Rev 2nd & 3rd Y: Year WW: Workweek 1st X: Assembly Code 2nd X: Fab Code





Packaging Mechanical: 48-TQFN (ZLQ)



17-0143

For latest package information:

See http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/.

Ordering Information

Ordering Code	Package Code	Package Description	Operating Temperature
PI6CG188Q2ZLQEX	ZLQ	48-Contact, Very Thin Quad Flat No-Lead (TQFN)	-40°C to 105°C

Notes:

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
- $2. \ \ See \ https://www.diodes.com/quality/lead-free/\ for\ more\ information\ about\ Diodes\ Incorporated's\ definitions\ of\ Halogen-\ and\ Antimony-free,\ "Green"\ and\ Lead-free.$
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.
- 4. E = Pb-free and Green
- 5. X suffix = Tape/Reel





IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

- A. Life support devices or systems are devices or systems which:
 - 1. are intended to implant into the body, or
- 2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
- B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2019, Diodes Incorporated www.diodes.com