



PRODUCT BULLETIN

Generic Copy

This notice is NXP Confidential Proprietary and is only intended for the customer listed on this notification.

ISSUE DATE: 01-Jul-2016
NOTIFICATION: 17213
TITLE: i.MX 6SoloX Reference Manual Update to Rev 1
EFFECTIVE DATE: 02-Jul-2016

DEVICE(S)

MPN
KCIMX6X1CVK08AB
MCIMX6X1AVK08AB
MCIMX6X1AVO08AB
MCIMX6X1CVK08AB
MCIMX6X1CVO08AB
MCIMX6X1EVK10AB
MCIMX6X1EVO10AB
MCIMX6X2AVN08AB
MCIMX6X2CVN08AB
MCIMX6X2EVN10AB
MCIMX6X2EVN10ABR
MCIMX6X3CVK08AB
MCIMX6X3CVN08AB
MCIMX6X3CVO08AB
MCIMX6X3EVK10AB
MCIMX6X3EVK10ABR
MCIMX6X3EVN10AB
MCIMX6X3EVO10AB
MCIMX6X4AVM08AB
MCIMX6X4CVM08AB
MCIMX6X4EVM10AB

This notice is NXP Confidential Proprietary and is only intended for the customer listed on this notification.

AFFECTED CHANGE CATEGORIES

- REFERENCE MANUAL

DESCRIPTION OF CHANGE

The reference manual for the i.MX 6SoloX Product Line has been updated to Rev 1.

The updated reference manual can be found on the following links:

- i.MX 6SoloX Documentation Page: http://www.nxp.com/products/microcontrollers-and-processors/arm-processors/i.mx-applications-processors/i.mx-6-processors/i.mx6qp/i.mx-6solox-processors-heterogeneous-processing-with-arm-cortex-a9-and-cortex-m4-cores:i.MX6SX?fosp=1&tab=Documentation_Tab#
- Link to i.MX 6SoloX Reference Manual Rev 1: http://cache.nxp.com/files/32bit/doc/ref_manual/IMX6SXRm.pdf

The following chapters have been updated:

- Introduction
- Memory Maps
- Interrupts and DMA Events
- External Signals and Pin Muxing
- External Memory Controllers
- Fusemap
- System Boot
- System Debug
- Multimedia
- ADC - Analog-to-Digital Converter
- AIPSTZ - AHB to IP Bridge
- BCH - 62-BIT Correcting ECC Accelerator
- CCM - Clock Controller Module
- CSI - CMOS Sensor Interface
- ECSPI - Enhanced Configurable SPI
- EIM - External Interface Module
- ENET - 10/100/1000-Mbps Ethernet MAC
- ESAI - Enhanced Serial Audio Interface (ESAI)
- GPC - General Power Controller
- IOMUXC - IOMUX Controller
- eLCDIF - Enhanced LCD Interface
- MMDC - Multi Mode DDR Controller
- OCOTP_CTRL - On-Chip OTP Controller
- PCIe - PCI Express
- PMU - Power Management Unit
- PXP - Pixel Pipeline
- QSPI - Quad Serial Peripheral Interface
- ROMC - ROM Controller with Patch
- SDMA - Smart Direct Memory Access Controller
- SSI - Synchronous Serial Interface
- UART - Universal Asynchronous Receiver/Transmitter

- USB - Universal Serial Bus Controller
- USB PHY - Universal Serial Bus 2.0 Integrated PHY
- uSDHC - Ultra Secured Digital Host Controller
- VADC - Video Analog-to-Digital Converter
- WDOG - Watchdog Timer
- Appendix A – SDMA Scripts

Refer to the attached document revision history for detailed information.

REASON FOR CHANGE

The i.MX 6SoloX Reference Manual has been updated to Rev 1.

ANTICIPATED IMPACT OF PRODUCT CHANGE(FORM, FIT, FUNCTION, OR RELIABILITY)

No changes to form, fit, function or reliability

NOTE:

THE CHANGE(S) SPECIFIED IN THIS NOTIFICATION WILL BE IMPLEMENTED ON THE EFFECTIVE DATE LISTED ABOVE. To request further data or inquire about the notification, please enter a [Support Case](#). Be aware that after you select this link to enter your request, you must choose the topic "Product Change Notification" once on the Salesforce page.

For sample inquiries - please go to www.nxp.com

QUALIFICATION STATUS: N/A

QUALIFICATION PLAN:

N/A

RELIABILITY DATA SUMMARY:

N/A

ELECTRICAL CHARACTERISTIC SUMMARY:

N/A

CHANGED PART IDENTIFICATION:

N/A

ATTACHMENT(S):

External attachment(s) FOR this notification can be viewed AT:

[17213 Revision History IMX6SXR Rev1.pdf](#)
