QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS

DECEMBER 1983-REVISED MARCH 1988

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


These devices contain four independent 2-input-NAND gates. The open-collector outputs require pull-up resistors to perform correctly. They may be connected to other open-collector outputs to implement active-low wired-OR or active-high wired-AND functions. Open-collector devices are often used to generate higher VOH levels.

The SN5403, SN54LS03 and SN54S03 are characterized for operation over the full military temperature range of -55° C to 125°C. The SN7403, SN74LS03 and SN74S03 are characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each gate)

INF	UTS	OUTPUT
Α	В	Y
н	Н	L
L.	X	н
х	L	н

logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN5403 . . . J OR W PACKAGE
SN54LS03, SN54S03 . . . J OR W PACKAGE
SN7403 . . . N PACKAGE
SN74LS03, SN74S03 . . . D OR N PACKAGE
(TOP VIEW)


	_		
1A	Цı	U14D	Vcc
18		13	48
1Y	□3	12	4A
2A	□⁴	11	4Y
2B	₫5	10	3B
2Y	□6	9	3A
GND	<u>d</u> 7	8	3Y

SN54LS03, SN54S03 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


logic diagram (positive logic)



 $Y = \overline{A \cdot B}$ or $Y = \overline{A} + \overline{8}$


Pin numbers shown are for D, J, N, and W packages.

schematics (each gate)



- Vcc

OUTPUT



Resistor values shown are nominal.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, Vcc (see Note 1)		7 V
Input voltage: '03, 'S03		5.5 V
′LS03		7 V
Operating free-air temperature range:	SN54'	– 55°C to 125°C
operating free an temperature range.	SN74'	0°C to 70°C
Storage temperature range		65 °C to 150 °C

NOTE 1: Voltage values are with respect to network ground terminal.



SN5403, SN7403 QUADRUPLE 2-INPUT POSITIVE NAND GATES WITH OPEN-COLLECTOR OUTPUTS

recommended operating conditions

		SN5403			SN7403		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V _{CC} Supply voltage	4,5	5	5.5	4.75	5	5,25	٧
V _{1H} High-level input voltage	2			2			٧
VIL Low-level input voltage			0.8			0,8	V
VOH High-level output voltage	"		5.5			5.5	V
IOL Low-level output current			16			16	mA
TA Operating free-sir temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

0404445750	TEST CONDITIONS†	SN5403	SN7403	UNIT
PARAMETER	NETER TEST CONDITIONS	MIN TYP# MAX	MIN TYP‡ MAX	UNIT
V _{IK}	$V_{CC} = MIN$, $I_{\parallel} = -12 \text{ mA}$	-1.5	-1.5	V
	V _{CC} = MIN, V _{IL} = 0.8 V, V _{OH} = 5.5 V		0.25	mA
¹он	$V_{CC} = MIN$, $V_{IL} = 0.7 \text{ V}$, $V_{OH} = 5.5 \text{ V}$	0.25		mA
VOL	VCC = MIN, VIH = 2 V, IOL = 16 mA	0.2 0.4	0.2 0.4	
i _l	$V_{CC} = MAX$, $V_I = 5.5 V$	1	1111	mA
ItH	V _{CC} = MAX, V _I = 2.4 V	40	40	μΑ
IIL .	$V_{CC} = MAX$, $V_I = 0.4 V$	- 1.6	- 1.6	mA
¹ ссн	$V_{CC} = MAX, V_I = 0$	4 8	4 8	mA
loci.	V _{CC} = MAX, V _I = 4.5 V	12 22	12 22	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C (see note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST COND	DITIONS	MIN TYP	MAX	UNIT
[†] PLH	A or B	~	R _L = 4 kΩ.	CL = 15 pF	35	45	ns
¹PHL	7016	,	R _L = 400 Ω,	C _L = 15 pF	8	15	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



¹All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

SN54LS03, SN74LS03 QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS

recommended operating conditions

	•		SN54LS03		SN74LS03			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	""
Vсс	Supply voltage	4.5	5	5.5	4.75	5	5.25	٧
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0.8	V
Vон	High-level output voltage			5.5			5.5	V
loL	Law-level output current			4			8	mΑ
TA	Operating free-air temperature	- 55		125	0		70	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	-		SN54LS	SN54LS03			UNIT
PARAMETER		TEST CONDITIONS†	MIN TYP\$	MAX	MIN TYP	MAX	UNII
VIK	VCC = MIN,	I _I ≈ 18 mA		- 1.5		- 1.5	٧
¹он	VCC = MIN.	V _{IL} = MAX, V _{OH} = 5.5 V		0.1		0.1	mA
	VCC = MIN,	V _{IH} = 2 V, 1 _{OL} = 4 mA	0.25	0.4	0.25	0.4	V
VOL	V _{CC} = MIN,	V _{IH} = 2 V, f _{OL} = 8 mA			0.35	0.5	
11	V _{CC} = MAX,	V ₁ = 7 V		0.1		0.1	mA
¹ ін	V _{CC} = MAX,	V _I = 2.7 V		20		20	μΑ
HL	V _{CC} = MAX.	V ₁ = 0.4 V		- 0.4		- 0.4	mA
Гссн	V _{CC} = MAX,	V ₁ = 0	0.8	1.6	0.8	1.6	mΑ
CCL	V _{CC} = MAX,	V ₁ = 4,5 V	2.4	4.4	2.4	4.4	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C (see note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONI	DITIONS	MIN	TYP	MAX	UNIT
tPLH	A or B		D 240	C: - 15 of		17	32	กร
tPHL_	AOFB	1	អ_ = 2 kΩ,	C _L = 15 pF		15	28	ПŞ

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

¹ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

SN54S03, SN74S03 QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS

recommended operating conditions

		SN54S03		SN74S03			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V _{CC} Supply voltage	4.5	5	5.5	4.75	5	5.25	٧
V _{IH} High-level input voltage	2			2			V
VIL Lov-level input voltage			8.0			0.8	V
VOH High-level output voltage			5.5			5.5	V
IOL Lovelevel output current			20			20	mA
TA Operating free-air temperature	- 55		125	0		70	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]	SN54S03	SN74503	
PARAMETER	TEST CONDITIONS.	MIN TYPI MAX	MIN TYPI MAX	UNIT
VIK	V _{CC} = MIN, I ₁ = -18 mA	-1.2	-1.2	V
la	$V_{CC} = MIN$, $V_{IL} = 0.8 \text{ V}$, $V_{OH} = 5.5 \text{ V}$		0.25	4
ЮН	V _{CC} = MIN, V _{IL} = 0.7 V, V _{OH} = 5.5 V	0.25		mA
VOL	$V_{CC} = MIN$, $V_{IH} = 2 V$, $I_{OL} = 20 \text{ mA}$	0.5	0.5	V
ή	V _{CC} = MAX, V _I = 5.5 V	1	1	mA
lін	$V_{CC} = MAX$, $V_1 = 2.7 V$	50	50	μΑ
l _{IL}	V _{CC} = MAX, V _I = 0.5 V	- 2	-2	mΑ
Іссн	$V_{CC} = MAX, V_1 = 0$	6 13.2	6 13.2	mA
CCL	$V_{CC} = MAX$, $V_{I} = 4.5 V$	20 36	20 36	mA

 $^{^{\}dagger}$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

switching characteristics, VCC = 5 V, TA = 25°C (see note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CON	MIN	TYP	MAX	UNIT	
¹PLH			5. 500.0	C 15 - 5	2	5	7.5	Už
¹РНL	A or B		R_L = 280 Ω ,	C _L = 15 pF	2	4.5	7	ns
трын	N 01 B	' [7.5		ns
t _{PHL}			R _L = 280 Ω,	C _L - 50 pF		7		ns

NOTE 2. Load circuits and voltage waveforms are shown in Section 1.

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Dec-2020


TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Ī	Device	Packago	Package	Dine	SPQ	Reel	Reel	A0	В0	K0	P1	W	Pin1
	Device	Туре	Drawing		5	Diameter		(mm)	(mm)	(mm)	(mm)		Quadrant
	SN74LS03DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
I	SN74LS03NSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

www.ti.com 30-Dec-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74LS03DR	SOIC	D	14	2500	853.0	449.0	35.0	
SN74LS03NSR	SO	NS	14	2000	853.0	449.0	35.0	

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated