

Technical documentation



Support & training



TPS3813K33-Q1, TPS3813I50-Q1 SPRS288H - MAY 2008 - REVISED OCTOBER 2021

TPS3813-Q1 Automotive Processor Supervisory Circuits With Window-Watchdog

1 Features

- Qualified for automotive applications
- AEC-Q100 qualified with the following results:
 - Device temperature grade 1: -40°C to +125°C ambient operating temperature range
 - Device HBM classification level 2
 - Device CDM classification level C4B
- Window-watchdog with programmable delay and window ratio
- 6-Pin SOT-23 package
- Supply current of 9 µA (Typical)
- Power-on reset generator with a fixed delay time of • 25 ms
- Precision supply-voltage monitor (V_{IT}) : 2.5 V, 3 V, 3.3 V, 5 V
- Open-drain reset output

2 Applications

- On-board (OBC) and wireless charger
- Driver monitoring
- Digital cockpit processing unit
- ADAS domain controller
- Automotive telematics control unit

3 Description

The TPS3813-Q1 supervisory circuits provide circuit initialization and timing supervision, primarily for DSPs and processor-based systems.

During power on, the **RESET** pin is asserted when the supply voltage (V_{DD}) becomes higher than 1.1 V. Thereafter, the supervisory circuit monitors V_{DD} and keeps the RESET pin active as long as V_{DD} remains below the threshold voltage (V_{IT}) .

An internal timer delays the return of the output to the inactive (high) state to ensure proper system reset. The delay time, t_d = 25 ms typical, begins after V_{DD} has risen above the threshold voltage (V_{IT}) . When the supply voltage drops below the threshold voltage (VIT), the output becomes active (low) again. No external components are required. All the devices of this family have a fixed-sense threshold voltage (V_{IT}) set by an internal voltage divider.


For safety-critical applications, the TPS3813-Q1 family of devices incorporate a window-watchdog with programmable delay and window ratio. The upper limit of the watchdog time-out can be set by either connecting the WDT pin to GND or V_{DD}, or by using an external capacitor. The lower limit, and thus the window ratio, is set by connecting the WDR pin to GND or V_{DD}. The RESET pin will assert a reset to the microcontroller if the watchdog is incorrectly serviced.

The product spectrum is designed for supply voltages of 2.5 V, 3 V, 3.3 V, and 5 V. The devices are available in a 6-pin SOT-23 package. The devices are characterized for operation over a temperature range of -40°C to 125°C.

Device Information

PART NUMBER	PACKAGE (1)	BODY SIZE (NOM)				
TPS3813K33-Q1	SOT-23 (6)	2.90 mm × 1.60 mm				
TPS3813I50-Q1	301-23 (0)	2.50 mm ~ 1.00 mm				

For all available packages, see the orderable addendum at (1) the end of the data sheet.



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, M intellectual property matters and other important disclaimers. UNLESS OTHERWISE NOTED, this document contains PRODUCTION DATA



Table of Contents

1 Features	1
4 Revision History	
5 Pin Configuration and Functions	
6 Specifications	5
6.1 Absolute Maximum Ratings	5
6.2 ESD Ratings	5
6.3 Recommended Operating Conditions	
6.4 Thermal Information	6
6.5 Electrical Characteristics	6
6.6 Timing Requirements	6
6.7 Switching Characteristics	
6.8 Timing Diagrams	
6.9 Typical Characteristics	8
7 Detailed Description	9
7.1 Overview	9
7.2 Functional Block Diagram	
7.3 Feature Description	

7.4 Device Functional Modes	.12
8 Application and Implementation	
8.1 Application Information	13
8.2 Typical Application	
9 Power Supply Recommendations	.15
10 Layout	
10.1 Layout Guidelines	
10.2 Layout Example	
11 Device and Documentation Support	
11.1 Device Support	.16
11.2 Documentation Support	
11.3 Receiving Notification of Documentation Updates.	. 17
11.4 Support Resources	17
11.5 Trademarks	
11.6 Electrostatic Discharge Caution	. 17
11.7 Glossary	
12 Mechanical, Packaging, and Orderable	
Information	. 17

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	nanges from Revision G (October 2019) to Revision H (October 2021) Page	Э
•	Changed t_w parameter name to t_{GLVIT} in 7.6 <i>Timing Requirements</i> section and added <i>Glitch immunity</i> V_{IT} in parameter definition.	3
•	Added timing diagram	
•	Added Input Voltage (VDD), VDD Hysteresis, and VDD Glitch Immunity sections into datasheet10)
С	nanges from Revision F (December 2016) to Revision G (October 2019) Page	•
•	Updated text for device conditions on start-up.	3
•	Added information to further clarify shaded areas in the Upper and Lower Boundary Visualization	
c	nanges from Revision E (October 2016) to Revision F (December 2016) Page	- Э
•	Changed the part numbers in the <i>Electrical Characteristics</i> table and deleted references to TPS3813-Q1J25 and TPS3813-Q1L30.	5
С	nanges from Revision D (June 2015) to Revision E (October 2016) Page	2
•	Added + <i>1</i> back to the t _{window,typ} equation in the <i>Programming Window-Watchdog Using an External</i> <i>Capacitor</i> section	1
С	nanges from Revision C (September 2013) to Revision D (June 2015) Page	2
•	Deleted the TPS38131J25-Q1 and TPS3813L30-Q1 devices from the data sheet	Ē
•	Added the ESD Ratings table, Feature Description section, Device Functional Modes section, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and	1
	Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Deleted the Dissipation Ratings table	3
•	Changed the voltage on the V_{DD} pin from 0.6 V to 1.1 V in the <i>Timing Diagram</i> figure	2



Changes from Revision B (May 2012) to Revision C (August 2013)	Page
Deleted banner stating that TPS3813K33-Q1 is Not Recommended for New Designs	8
Changes from Revision A (November 2008) to Revision B (April 2012)	Page



5 Pin Configuration and Functions




Figure 5-1. DBV Package 6-Pin SOT-23 Top View

Table 5-1. Pin Functions

PIN NO. NAME		I/O	DESCRIPTION			
		"0	DESCRIPTION			
1 WDI		I	Watchdog timer input. This input must be driven at all times and not left floating.			
2	GND	I	Ground			
3	WDT	I	Programmable watchdog delay input			
4	V _{DD}	Ι	Supply voltage and supervising input			
5	WDR	I	Selectable watchdog window ratio input. This input must be tied to V_{DD} or GND and not left floating.			
6 RESET O Open-drain reset output		Open-drain reset output				



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

			MIN	MAX	UNIT
		V _{DD}		7	
V _{DD}	Supply voltage ⁽²⁾	RESET	-0.3	V _{DD} + 0.3	V
		All other pins ⁽²⁾	-0.3	7	
I _{OL}	Maximum low output current			5	mA
I _{OH}	Maximum high output c		-5	mA	
I _{IK}	Input clamp current ($V_1 < 0$ or $V_1 > V_{DD}$)			±20	mA
I _{ОК}	Output clamp current (V	$V_{\rm O}$ < 0 or $V_{\rm O}$ > $V_{\rm DD}$)		±20	mA
	Continuous total power	dissipation	See <mark>Se</mark>	ection 6.4	
T _A	Operating free-air temp	erature	-40	125	°C
	Soldering temperature			260°C	
T _{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to GND. For reliable operation the device should not be operated at 7 V for more than t = 1000h continuously.

6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002	00-002 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC	All pins	±500	V
		Q100-011	Corner pins (1, 3, 4, and 6)	±750	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

at specified temperature range

		MIN	MAX	UNIT
V _{DD}	Supply voltage	2	6	V
VI	Input voltage	0	V _{DD} + 0.3	V
V _{IH}	High-level input voltage	0.7 × V _{DD}		V
V _{IL}	Low-level input voltage		$0.3 \times V_{DD}$	V
Δt/ΔV	Input transition rise and fall rate		100	ns/V
t _w	Pulse width of WDI trigger pulse	50		ns
T _A	Operating free-air temperature range	-40	125	°C



6.4 Thermal Information

		TPS3813-Q1	
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	UNIT
		6 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	202.9	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	164.3	°C/W
R _{θJB}	Junction-to-board thermal resistance	54.6	°C/W
ΨJT	Junction-to-top characterization parameter	44.2	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	54	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report (SPRA953).

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted).

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Low-level output voltage		V_{DD} = 2 V to 6 V, I _{OL} = 500 µA			0.2	
V _{OL}			V _{DD} = 3.3 V I _{OL} = 2 mA			0.4	V
			V _{DD} = 6 V, I _{OL} = 4 mA			0.4	
	Power up reset voltage ⁽¹⁾		V _{DD} ≥ 1.1 V, I _{OL} = 50 µA			0.2	V
V	Negative-going input	TPS3813K33-Q1		2.87	2.93	3	V
VIT	threshold voltage (2)	TPS3813I50-Q1		4.45	4.55	4.65	v
V	Hysteresis	TPS3813K33-Q1			40		mV
V _{HYS}		TPS3813I50-Q1			60		
	High-level input current	WDI, WDR	$WDI = V_{DD} = 6 V, WDR = V_{DD} = 6 V$	-125		125	
Цн		WDT	WDT = V_{DD} = 6 V, V_{DD} > V_{IT} , RESET = High	-125		125	~ ^
	Low lovel input ourrent	WDI, WDR	WDI = 0 V, WDR = 0 V, V _{DD} = 6 V	-125		125	nA
IIL	Low-level input current	WDT	WDT = 0 V, V _{DD} > V _{IT} , RESET = High	-125		125	
I _{OH}	I _{OH} High-level output current		$V_{DD} = V_{IT} + 0.2 V, V_{OH} = V_{DD}$			25	nA
	Supply current		V _{DD} = 2 V output unconnected		9	13	
IDD			V _{DD} = 5 V output unconnected		20	25	μA
Ci	C _i Input capacitance		$V_{I} = 0 V \text{ to } V_{DD}$		5		pF

(1) The lowest supply voltage at which $\overline{\text{RESET}}$ becomes active. t_r , $V_{DD} \ge 15 \,\mu\text{s/V}$.

(2) To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 µF) should be placed near to the supply terminals.

6.6 Timing Requirements

At R_L = 1 M Ω , C_L = 50 pF, and T_A = -40°C to +125°C.

		MIN	TYP MAX		
t_{GI_VIT} Glitch immunity V _{IT} (Pulse width at V _{DD})	$V_{DD} = V_{IT} + 0.2 V, V_{DD} = V_{IT} - 0.2 V$	3		μs]



6.7 Switching Characteristics

$R_L = 1 M\Omega$, $C_L = 50 pF$, $T_A = -40^{\circ}C$	to 125°C
--	----------

	PARAMET	PARAMETER TEST CONDITIONS						
t _d	Delay time		$V_{DD} \ge V_{IT} + 0.2 V$ (see Figure 7-3)	20	25	30	ms	
			WDT = 0 V	0.2	0.2 0.25			
t _{t(out)} Watchdog time-out U	Upper limit	WDT = V _{DD}	2	3	S			
			WDT = programmable ⁽¹⁾	See ⁽²⁾		ms		
			WDR = 0 V, WDT = 0 V		1:31.8			
			WDR = 0 V, WDT = V _{DD}		1:32			
	Watchdog window ratio		WDR = 0 V, WDT = programmable		1:25.8			
	watchuog window ratio		WDR = V _{DD} , WDT = 0 V		1:124.9			
			WDR = V_{DD} , WDT = V_{DD}		1:127.7			
			WDR = V_{DD} , WDT = programmable		1:64.5			
t _{PHL}	Propagation (delay) time, high-to-low-level output	V _{DD} to RESET delay	$V_{IL} = V_{IT} - 0.2 V, V_{IH} = V_{IT} + 0.2 V$		30	50	μs	

(1)

155 pF < $C_{(ext)}$ < 63 nF ($C_{(ext)}$ / 15.55 pF + 1) × 6.25 ms (2)

6.8 Timing Diagrams





Figure 6-1. Timing Diagram



6.9 Typical Characteristics






7 Detailed Description

7.1 Overview

The TPS3813-Q1 devices (TPS3813K33-Q1 and TPS3813I50-Q1) are a family of supervisory circuits with watchdog functionality. The TPS3813-Q1 family of devices is designed to assert a reset on the RESET pin when the supply (V_{DD}) drops below the threshold voltage (V_{IT}) which varies depending on which device is used. When the V_{DD} supply rises above 1.1 V, the RESET pin output state becomes valid and is active in logic low state until the V_{DD} supply crosses the voltage threshold ($V_{IT} + V_{HYS}$). The watchdog window can be programmed using the WDT and WDR pins with several different configurations, all of which are explained in the following sections.



7.2 Functional Block Diagram

Copyright © 2016, Texas Instruments Incorporated



(1)

7.3 Feature Description

7.3.1 Input Voltage (VDD)

VDD pin is monitored by the internal comparator with integrated reference to indicate when VDD falls below the fixed threshold voltage. VDD also functions as the supply for the following:

- Internal bandgap (reference voltage)
- Internal regulator
- State machine
- Buffers
- Other control logic blocks

Good design practice involves placing a 0.1 μ F to 1 μ F bypass capacitor at VDD input for noisy applications and to ensure enough charge is available for the device to power up correctly. The reset output is undefined when VDD is below V_{POR}.

7.3.1.1 VDD Hysteresis

The internal comparator has built-in hysteresis to avoid erroneous output reset release. If the voltage at the VDD pin falls below the falling voltage threshold V_{IT} , the output reset is asserted. When the voltage at the VDD pin rises above the rising voltage threshold ($V_{IT+} = V_{IT} + V_{HYS}$), the output reset is deasserted after t_D reset time delay.

7.3.1.2 VDD Glitch Immunity

These devices are immune to quick voltage transient or excursion on VDD. Sensitivity to transients depends on both pulse duration (t_{GI_VIT}) found in *Section 6.6* and transient overdrive. Overdrive is defined by how much VDD exceeds the specified threshold. Threshold overdrive is calculated as a percent of the threshold in question, as shown in Equation 1.

where

- $V_{IT} = V_{IT-}$ is the threshold voltage
- $V_{IT+} = V_{IT} + V_{HYS}$ is the rising threshold voltage
- VDD is the input voltage crossing V_{IT}




Figure 7-1. Overdrive Versus Pulse Duration

TPS3813-Q1 devices have built-in glitch immunity (t_{GI_VIT}) as shown in *Section 6.6*. Figure 7-1 shows that VDD must fall below V_{IT} for t_{GI_VIT} , otherwise the faling transistion is ignored. When VDD falls below V_{IT} for t_{GI_VIT} , RESET transitions low to indicate a fault condition after the propagation delay high-to-low (t_{PHL}). When VDD rises above V_{IT} = V_{IT} + V_{HYS}, RESET deasserts to a logic high indicating there is no more fault condition only if VDD remains above V_{IT+} for longer than the reset delay (t_D).



7.3.2 Implemented Window-Watchdog Settings

The watchdog window can be set up in two different ways. The first way is to use the implemented timing, which is a default setting. The other way is to activate the default settings by wiring the WDT and WDR pin to V_{DD} or GND. Four different timings available with these settings which are listed in Table 7-1.

SELECTED C	PERATION MODE	t _{window}	t _{boundary}					
		Max = 0.3 s	Max = 9.46 ms					
	WDR = 0 V	Typ = 0.25 s	Typ = 7.86 ms					
WDT = 0 V		Min = 0.2 s	Min = 6.27 ms					
WDT = 0 V		Max = 0.3 s	Max = 2.43 ms					
	WDR = V _{DD}	Typ = 0.25 s	Typ = 2 ms					
		Min = 0.2 s	Min = 1.58 ms					
		Max = 3 s	Max = 93.8 ms					
	WDR = 0 V	Typ = 2.5 s	Typ = 78.2 ms					
		Min = 2 s	Min = 62.5 ms					
WDT = V _{DD}		Max = 3 s	Max = 23.5 ms					
	WDR = V _{DD}	Typ = 2.5 s	Typ = 19.6 ms					
		Min = 2 s	Min = 15.6 ms					

See Figure 7-2 to visualize the values named in the table. The upper boundary of the window frame is defined by t_{window} and the lower boundary of the window frame is defined by $t_{boundary}$. Table 7-1 describes the upper and lower boundary settings. The device must detect a rising edge at the WDI pin between $t_{boundary,max}$ and $t_{window,min}$ to prevent asserting a reset. The values in Table 7-1 are typical and worst case conditions and are valid over the whole temperature range of -40° C to $+125^{\circ}$ C.

The shaded areas shown in Figure 7-2 are cases where undefined operation may happen. This device may not detect a violation if a WDI pulse occurs within these three shaded areas. The first shaded area addresses the situation of two consecutive rising edges occur within a quick amount of time. The typical time between rising edges should be more than 500 μ s. The second and third shaded areas are defined by the min and max variance of the lower boundary (t_{boundary}) and upper boundary (t_{window}). Set the WDI rising edge within the t_{boundary,max} and t_{window,min} for correct operation.




Figure 7-2. Upper and Lower Boundary Visualization



7.3.2.1 Timing Rules of Window-Watchdog

After the reset of the supervisor is released, the lower boundary of the first WDI window is disabled. However, after the first WDI pulse low-to-high transition is detected, the lower boundary function of the window is enabled. All further WDI pulses must fit into the configured window frame.

The lower boundary of the watchdog window begins with the rising edge of the WDI trigger pulse. At the same time, all internal timers are reset. If an external capacitor is used, the lower boundary is impacted because of the different oscillator frequency. See the *Section 8.2.2.1* section for additional details. Figure 7-3, especially the shaded boundary area, was prepared in a nonreal ratio scale to better visualize the description.




Figure 7-3. Timing Diagram

7.3.3 Watchdog Software Considerations

To benefit from the window watchdog feature and help the watchdog timer monitor the software execution more closely, TI recommends that the watchdog be set and reset at different points in the program rather than pulsing the watchdog input periodically by using the prescaler of a microcontroller or DSP. Furthermore, the watchdog trigger pulses should be set to different timings inside the window frame to release a defined reset if the program should hang in any subroutine. This setting allows the window watchdog to detect timeouts of the trigger pulse as well as pulses that distort the lower boundary.

7.4 Device Functional Modes

The functional mode for the TPS3813-Q1 family family of devices is either on or reset. Table 7-2 lists the device truth table.

Table 7-2. Device States							
CONDITION	STATE	RESET					
$V_{DD} > V_{IT}$	On	Н					
$V_{DD} < V_{IT}$	Reset						
Watchdog fault	Neset	L					

Table 7-2.	Device	States
------------	--------	--------



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Lower-Boundary Calculation

The lower boundary can be calculated based on the values listed in the Section 6.7 table. Additionally, facts must be taken into account to verify that the lower boundary is where it is expected. Because the internal oscillator of the window watchdog is running free, any rising edge at the WDI pin is taken into account at the next internal clock cycle. Accounting for any rising edge at the WDI pin occurs regardless of the external source. Because the shift between internal and external clock is not known, consider the worst-case condition when calculating this value.

SELECTED OPERATION	MODE	LOWER BOUNDARY OF FRAME					
		t _{boundary,max} = t _{window,max} / 23.5					
	WDR = 0 V	$t_{boundary,typ} = t_{window,typ} / 25.8$					
WDT = external capacitor $C_{(ext)}$		t _{boundary,min} = t _{window,min} / 28.7					
WDT – external capacitor C _(ext)		t _{boundary,max} = t _{window,max} / 51.6					
	WDR = V_{DD}	$t_{boundary,typ} = t_{window,typ} / 64.5$					
		t _{boundary,min} = t _{window,min} / 92.7					

Table 8-1. Watchdog Lower-Boundary Calculation

8.2 Typical Application

A typical application example (see Figure 8-1) is used to describe the function of the watchdog in more detail.




Figure 8-1. Application Example



8.2.1 Design Requirements

Design requirements include any design parameters that are solely based on the watchdog timing desired by the user. The *Section 7.3.2* and *Section 8.2.2* sections describe these timings. Select the TPS3813-Q1 device option based on desired threshold voltage of either 2.5 V, 3 V, 3.3 V, or 5 V.

8.2.2 Detailed Design Procedure

To configure the window watchdog function, two pins are provided by the TPS3813-Q1 family of devices. These pins set the window timeout and ratio.

The window watchdog ratio is a fixed ratio, which determines the lower boundary of the window frame. This ratio can be configured in two different frame sizes.

If the window watchdog ratio pin (WDR) is set to V_{DD} (Position 1 in Figure 8-1) then the lower boundary frame is a value based on a ratio calculation of the overall window timeout size. For the watchdog timeout pin (WDT) connected to GND, the value is a ratio of 1:124.9, for WDT connected to V_{DD} , the value is a ratio of 1:127.7, and for an external capacitor connected to WDT, the value is a ratio of 1:64.5.

If the window watchdog ratio pin (WDR) is set to GND (Position 2) the lower boundary frame is a value based on a ratio calculation of the overall window timeout size. For the watchdog timeout pin (WDT) connected to GND, the value is a ratio of 1:31.8, for WDT connected to V_{DD} the value is a ratio 1:32, and for an external capacitor connected to WDT the value is a ratio of 1:25.8.

The watchdog timeout can be set in two fixed timings of 0.25 s and 2.5 s for the window or can by programmed by connecting a external capacitor with a low leakage current at WDT.

For example, if the watchdog timeout pin (WDT) is connected to V_{DD} , the timeout is 2.5 s. If the window watchdog ratio pin (WDR) is set in this configuration to a ratio of 1:127.7 by connecting the pin to V_{DD} , the lower boundary is 19.6 ms.

8.2.2.1 Programming Window-Watchdog Using an External Capacitor

The upper boundary of the watchdog timer can be set by an external capacitor connected between the WDT pin and GND. Common consumer electronic capacitors can be used to implement this feature. The capacitors that are used should have low ESR and low tolerances because the tolerances must be considered to perform the calculations. The first formula is used to calculate the upper window frame. After calculating the upper window frame, the lower boundary can be calculated. As in the last example, the most important values are the t_{boundary,max} and t_{window,min}. The trigger pulse must fit into this window frame.

The external capacitor should have a value between a minimum of 155 pF and a maximum of 63 nF.

$$t_{window,typ} = \left(\frac{C_{(ext)}}{15.55 \text{ pF}} + 1\right) \times 6.25 \text{ ms}$$

(2)

Table 8-2. Watchdog Upper-Boundary Capacitor Programming

SELECTED OPER	ATION MODE	WINDOW FRAME
WDT = external capacitor $C_{(ext)}$	WDR = 0 V and WDR = V _{DD}	$t_{window,max} = 1.25 \times t_{window,typ}$
		$t_{window,min} = 0.75 \times t_{window,typ}$



8.2.3 Application Curve




Figure 8-2. Supply Current vs Supply Voltage

9 Power Supply Recommendations

TPS3813-Q1 family of devices are designed to operate from an input supply with a voltage range from 2 V to 6 V. Although not required, placing a 0.1- μ F ceramic capacitor close to the V_{DD} pin is good analog design practice.

10 Layout


10.1 Layout Guidelines

Use the following guidelines for proper layout design of the device:

- Place the V_{DD} decoupling capacitor as close to the device as possible.
- Avoid using long traces for the V_{DD} supply node. The V_{DD} capacitor, along with the parasitic inductance from the supply to the capacitor, can cause ringing if the traces are excessive.
- If using a capacitor between the WDT pin and GND pin to program the upper boundary of the windowwatchdog, the capacitor must be placed as close to the device as possible.
- Traces for WDR and WDT pins must be short and tight to avoid building up excessive parasitics.



10.2 Layout Example



- A. In this layout example, the WDR pin is tied to V_{DD} and the WDT pin is tied to GND through an external capacitor.
- B. The overall window timeout in this configuration is based on the external capacitor connected to the WDT pin. The formula used to calculate this value can be found in the *Section 8.2.2* section.

In this configuration, the ratio of the frame lower boundary is 1:64.5 (typical) of the overall window timeout size. The maximum and minimum ratios are 1:51.6 and 1:92.7 of the overall window timeout size, respectively.

Figure 10-1. Device Layout

11 Device and Documentation Support

11.1 Device Support

11.1.1 Device Nomenclature

Figure 11-1 shows a legend for reading the complete device name for and TPS3813-Q1 device.




Figure 11-1. Device Nomenclature



11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following:

- All Window–Watchdog Supervisors (SLVA365)
- Choosing an Appropriate Pull-up/Pull-down Resistor for Open Drain Outputs (SLVA485)
- Disabling the Watchdog Timer for TI's Family of Supervisors (SLVA145)
- Window Watchdog Calculator for TPS3813 Voltage Supervisors (SPRCAG1)

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3813I50QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PFBI	Samples
TPS3813K33QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PFBQ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



OTHER QUALIFIED VERSIONS OF TPS3813-Q1 :

• Catalog : TPS3813

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product



Texas

*All dimensions are nominal

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3813I50QDBVRQ1	SOT-23	DBV	6	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3813I50QDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3813K33QDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3813K33QDBVRQ1	SOT-23	DBV	6	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3



www.ti.com

PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3813I50QDBVRQ1	SOT-23	DBV	6	3000	182.0	182.0	20.0
TPS3813I50QDBVRQ1	SOT-23	DBV	6	3000	210.0	185.0	35.0
TPS3813K33QDBVRQ1	SOT-23	DBV	6	3000	210.0	185.0	35.0
TPS3813K33QDBVRQ1	SOT-23	DBV	6	3000	182.0	182.0	20.0

DBV0006A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.



DBV0006A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0006A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated