

MOSFET – P-Channel, POWERTRENCH®

-30 V, -20 A, 10 m Ω

FDMC6679AZ

General Description


The FDMC6679AZ has been designed to minimize losses in load switch applications. Advancements in both silicon and package technologies have been combined to offer the lowest r_{DS(on)} and ESD protection.

Features

- Max $r_{DS(on)} = 10 \text{ m}\Omega$ at $V_{GS} = -10 \text{ V}$, $I_D = -11.5 \text{ A}$
- Max $r_{DS(on)} = 18 \text{ m}\Omega$ at $V_{GS} = -4.5 \text{ V}$, $I_D = -8.5 \text{ A}$
- HBM ESD Protection Level of 8 kV Typical (Note 3)
- Extended V_{GSS} range (-25 V) for Battery Applications
- High Performance Trench Technology for Extremely Low r_{DS(on)}
- High Power and Current Handling Capability
- This Device is Pb-Free and Halide Free

Applications

- Load Switch in Notebook and Server
- Notebook Battery Pack Power Management




WDFN8 3.3x3.3, 0.65P CASE 511DH

MARKING DIAGRAM

FDMC 6679AZ **ALYW**

FDMC6679AZ = Specific Device Code Α = Assembly Location L = Wafer Lot Number YW = Assembly Start Week

PIN ASSIGNMENT



ORDERING INFORMATION

See detailed ordering and shipping information on page 6 of this data sheet.

MOSFET MAXIMUM RATINGS ($T_A = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter			Rating	Unit
V _{DS}	Drain to Source Voltage			-30	V
V _{GS}	Gate to Source Voltage			±25	V
I _D	Drain Current	Continuous	T _C = 25°C	-20	Α
		Continuous (Note 1a)	T _A = 25°C	-11.5	
		Pulsed		-32	
P_{D}	Power Dissipation		T _C = 25°C	41	W
	Power Dissipation (Note 1a) $T_A = 25^{\circ}C$			2.3	
T _J , T _{STG}	Operating and Storage Junction Temperature Range			-55 to + 150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
$R_{ heta JC}$	Thermal Resistance, Junction to Case		°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	53	

1. $R_{\theta JA}$ is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a. 53°C/W when mounted on a 1 in² pad of 2 oz copper



b. 125°C/W when mounted on a minimum pad of 2 oz copper

- 2. Pulse Test: Pulse Width < 300 μ s, Duty cycle < 2.0%.
- 3. The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
OFF CHARA	ACTERISTICS			•		
BV _{DSS}	Drain to Source Breakdown Voltage	I_D = -250 μ A, V_{GS} = 0 V	-30			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I _D = -250 μA, Referenced to 25°C		29		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = -24 V, V _{GS} = 0 V			-1	μΑ
		V _{DS} = -24 V, V _{GS} = 0 V, T _J = 125°C			-100	1
I _{GSS}	Gate to Source Leakage Current	V _{GS} = ±25 V, V _{DS} = 0 V			±10	μΑ
N CHARAC	CTERISTICS			•		
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = -250 \mu A$	-1.0	-1.8	-3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_{J}}$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = -250 μ A, Referenced to 25°C		-7		mV/°C
r _{DS(on)}	Static Drain	V _{GS} = -10 V, I _D = -11.5 A		8.6	10	mΩ
23(6.1)	to Source On Resistance	V _{GS} = -4.5 V, I _D = -8.5 A		12	18	
		V _{GS} = -10 V, I _D = -11.5 A, T _J = 125°C		12	15	
9FS	Forward Transconductance	V _{DS} = -5 V, I _D = -11.5 A		46		S
YNAMIC C	HARACTERISTICS					
C _{iss}	Input Capacitance	V _{DS} = -15 V, V _{GS} = 0 V, f = 1 MHz		2985	3970	pF
C _{oss}	Output Capacitance			570	755	pF
C _{rss}	Reverse Transfer Capacitance			500	750	pF
WITCHING	CHARACTERISTICS					
t _{d(on)}	Turn-On Delay Time	$V_{DD} = -15 \text{ V}, I_D = -11.5 \text{ A}, V_{GS} = -10 \text{ V},$		12	21	ns
t _r	Rise Time	$R_{GEN} = 6 \Omega$		14	25	ns
t _{d(off)}	Turn-Off Delay Time			63	100	ns
t _f	Fall Time			46	73	ns
Qg	Total Gate Charge	V_{GS} = 0 V to -10 V, V_{DD} = -15 V, I_D = -11.5 A		65	91	nC
Ü		$V_{GS} = 0 \text{ V to } -5 \text{ V}, V_{DD} = -15 \text{ V}, I_D = -11.5 \text{ A}$		37	52	nC
Q _{gs}	Gate to Source Charge	V _{DD} = -15 V, I _D = -11.5 A		8.7		nC
Q _{gd}	Gate to Drain "Miller" Charge			17		nC
RAIN-SOU	IRCE DIODE CHARACTERISTICS					
V _{SD}	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = -11.5 \text{ A} \text{ (Note 2)}$		0.83	1.30	V
		$V_{GS} = 0 \text{ V}, I_S = -1.6 \text{ A} \text{ (Note 2)}$		0.71	1.20	
t _{rr}	Reverse Recovery Time	I _F = -11.5 A, di/dt = 100 A/μs		31	49	ns
Q _{rr}	Reverse Recovery Charge			16	28	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

TYPICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)




Figure 1. On Region Characteristics




Figure 3. Normalized On Resistance vs. Junction Temperature





Figure 5. Transfer Characteristics

Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

Figure 4. On-Resistance vs. Gate to Source

TYPICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted) (continued)



10000

f = 1 MHz

V_{GS} = 0 V

C_{iss}

1000

0.1

1


10

30

-V_{DS}, Drain to Source Voltage (V)

Figure 7. Gate Charge Characteristics

Figure 8. Capacitance vs. Drain to Source Voltage







Figure 9. Unclamped Inductive Switching Capability

Figure 10. Maximum Continuous Drain Current vs Case Temperature






Figure 11. Forward Bias Safe Operating Area

Figure 12. Igss vs. Vgss

TYPICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted) (continued)



Figure 13. Single Pulse Maximum Power Dissipation




Figure 14. Junction-to-Ambient Transient Thermal Response Curve


ORDERING INFORMATION


Device	Device Marking	Package Type	Shipping [†]
FDMC6679AZ	FDMC6679AZ	WDFN8 3.3x3.3, 0.65P, Case 511DH (Pb-Free)	3000 / Tape & Reel


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


WDFN8 3.3x3.3, 0.65P CASE 511DH ISSUE O

DATE 31 JUL 2016









RECOMMENDED LAND PATTERN

NOTES:

- A. DOES NOT CONFORM TO JEDEC REGISTRATION MO-229
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.

DOCUMENT NUMBER:	98AON13625G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	WDFN8 3.3X3.3, 0.65P	•	PAGE 1 OF 1	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales